Gaurav Singh

Gaurav Singh

@GauravSingh789

Studying Electronics and communication Engineering at NIT Trichy

Tiruchirappalli, Tamil Nadu , India
19
Followers
7
Following
9
Public Repos
0
Private Repos

Language Breakdown

Lines of code distribution across 5 owned repositories

304K Total LOC
Verilog
233,763 lines
76.9%
N/A
C++
26,409 lines
8.7%
N/A
C
23,542 lines
7.7%
N/A
Assembly
14,426 lines
4.7%
N/A
Python
2,586 lines
0.9%
N/A
Other
3,257 lines
1.1%
N/A
I

I-Shaped Developer

I-shaped

Specialist — deep expertise in Verilog

Verilog
C++
C
Assembly
Python

Collaboration Network

Global Impact visualization

LIVE
Gaurav Singh
0 active collaborators

Repos

23

PRs

0

Growth

+18%

Top Collaborators

No collaborator data yet.

Coding Streak

Contribution activity over the past year

0 days
0
Contributions
0
Commits
0
Pull Requests
Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun
Mo
We
Fr
Based on GitHub activity
Less
More
Followers 19
ShriHarieVigneshRD

ShriHarieVigneshRD

@ShriHarieVigneshRD

 dasjubin

JUBIN DAS

@dasjubin

 cosminamaria15

Cosmina-Maria Albu

@cosminamaria15

 sinaefati

Siinnnaaa

@sinaefati

 Lokeshwaran18

Lokeshwaran

@Lokeshwaran18
View All
Following
7 total
rithan2001

Rithanathith

@rithan2001

 kunalg123

Kunal Ghosh

@kunalg123

 shivampotdar

Shivam Potdar

@shivampotdar

 stevehoover

Steve Hoover

@stevehoover

 akilm

Akil M

@akilm
View All Network
Synced via GitHub

Top Repositories

Cascaded-SVM-on-FPGA

Implementing a cascaded SVM on FPGA

6 2
Verilog
Customizing_RISC_V

Implementing ORB Feature detection algorithm on RISC-V Core

4 2
Verilog
AVR-Piano

Musical notes generated using PWM in Atmega 328p Microcontroller

3 0
C++
riscv

RISC-V CPU Core (RV32IM)

1 0
Verilog
riscv_myth_workshop_jun21-GauravSingh789

riscv_myth_workshop_jun21-GauravSingh789 created by GitHub Classroom

0 0
picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

0 0
Verilog
pandas

Flexible and powerful data analysis / manipulation library for Python, providing labeled data structures similar to R data.frame objects, statistical functions, and much more

0 0
Python
e-Yantra-Robotics-Competition

E-Yantra 2019-20. Theme : Supply Bot

0 0
Python
Digital-Clock-with-I2C-Protocol

RTC (Real Time Clock) module interfaced with Atmega 328p micro-controller.

0 0
C++

Open Source Impact

Contributions to external projects

0 merged PRs

No external contributions found.